



01. BLOCK_DIAGRAM
02. POWER_FLOW_CHART
03. Power_sequence
04. CPU(1)_MISC,JTAG,DDI. EDP
05. CPU(2)_DDR4
06. CPU(3)_SKL_POWER1
07. CPU(4)_SKL_POWER2
08. CPU(5)_GND
09. CPU(6)_CFG_RESERVED
10. PCH(1)_SD,HDA,RTC,CLK
11. PCH(2)_CLK,SMB,LPC,SPI
12. PCH(3)_SYS_PWR_CONTR
13. PCH(4)_CCI,HWDI
14. PCH(5)_PCIE,USB
15. PCH(6)_CPU,GPIO,MISC
16. PCH(7)_POWER
18. PWRGD_DETECT
19. SPI_ROM&SM_BUS
20. DDR4_SO-DIMM0
21. DDR4_SO-DIMM1
22. DDR4_TERMINATION_A&B
23. EC#1
24. EC#2
25. EMMC
26. HDMI_CON
29. HDMI14b
30. eDP
31. M.2_2280_SSD/HDD
36. Battery&FANConn
37. Sensor
38. AUDIO_ALC3254
39. TPM
50. LED
51. Keyboard&iO_connector
52. Screw_Hole&Nut
53. DEBUG
57. Type-C_MUX
58. Type-C_PD
59. VBUS_Provider
60. AMD_DGPU_PCIEX8
61. AMD_DGPU_IFPA/B_LVDS
62. dGPU_STRAPS
63. AMD_DGPU_FBA_CHA
64. AMD_DGPU_FBA_CHB
65. dGPU_FBVDDQ
66. dGPU_MEMORY_DECOUPLING
67. AMD_VDD
68. dGPU_MEMORY_UPPER
69. dGPU_BIOS
70. AMD_DGPU_THERMAL/GPIO/JTAG
71. dGPU_DP&DVI&HDMI
72. GPU_POWER_DISCHARGE_CIRCUIT
76. DC_IN
77. BB_Charger
78. CPU_CONTROLLER
79. +VCORE
80. +VCCGT/VCCSA
81. VR_CAPACITORS
82. +VCCIO
83. +VCCPRIM_CORE
84. +VCCEDRAM
85. +VCCOEPIO
86. +1P2V_DUAL/+VTT_DDR
87. +1VSB
88. +1P8V/+2P5V_VPP
89. +3VA/5VSB
90. Load_Switch_1
91. Load_Switch_2
92. Load_Switch_3
93. LDO1
94. +VDDC_CONTORLLER
95. 1.8V/ 0.95V_VGA
96. +VDDC_OUTPUT
97. XXXXXX
98. FBVDDQ

Vinafix.com

Block Diagram







PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : Power sequence

Pegatron Corp. Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
------------	-----------------------------	------------

Date: Friday, August 25, 2017 Sheet 3 of 999











Figure 4-45. SKL U DDR4/-RS SODIMM VREF-CA Overview




Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.





KBL-U U22 & KBL-R U42 BOM change






INTEL MOW WW09, March 2017 update
AK52 and K52 Keep NC

1.1.2 Kaby Lake U AK52 and K52 Kaby Lake Silicon Ball Connectivity Recap from PDG (568813_KBL_R_U42_PDG_Addendum_Rev0p9, Page 12)

Description:

Please ensure to follow the below Connectivity guidelines on AK52 and K52 Kaby Lake Silicon Balls for Compatible Design (KBL-R U42/KBL U22/KBL U23e).

KBL-R U42 Only Design	Do not Connect AK52 and K52 Balls, Keep as NC
KBL-R U42 Compatible Design for (KBL-R U42/KBL U22/KBL U23e) Support	Do not Connect AK52 and K52 Balls, Keep as NC



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU(5)_GND



Pegatron Corp.

Engineer: .


Size	Project Name	Rev
A3	Loki/Armani	A00
Date: Friday, August 25, 2017	Sheet 8 of 999	

Signal Name	Description
Vss	Processor ground node
Vss_NCTF	Non-Critical To Function: These signals are for package mechanical reliability.
RSVD RSVD_NCTF RSVD_TP	Reserved: All signals that are RSVD and RSVD_NCTF must be left unconnected on the board. Intel recommends that all RSVD_TP signals have via test points.

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> — 1 = (Default) Normal Operation; No stall. — 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> — 1 = Normal operation — 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP* enable: <ul style="list-style-type: none"> — 1 = Disabled. — 0 = Enabled. • CFG[6:5]: PCI Express* Bifurcation <ul style="list-style-type: none"> — 00 = 1 x8, 2 x4 PCI Express* — 01 = reserved — 10 = 2 x8 PCI Express* — 11 = 1 x16 PCI Express* • CFG[7]: PEG Training: <ul style="list-style-type: none"> — 1 = (default) PEG Train immediately following RESET# de assertion. — 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes. 	I	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.
CFG_RCOMP	Configuration Resistance Compensation	N/A	N/A	SE	All processor lines
PROC_POPIRCOMP	POPIO Resistance Compensation	N/A	N/A	SE	Y and U-processor line
RESET#	Platform Reset pin driven by the PCH.	I	CMOS	SE	H and S-processor line
PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for KBL.			N/A	All processor lines



Ball #	Ball Names R-U42	Ball Names U22
C7	XTAL24_OUT	NC
E3	XTAL24_IN	NC
E35	NC	XTAL24_OUT
E37	NC	XTAL24_IN




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU(6)_CFG_RESERVED

Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
------------	------------------------------------	------------

Date: Friday, August 25, 2017 Sheet 9 of 999



GPP_C2/SMBALERT#	
0	Default
1	Enable ME crypto TLS

GPP_C5/SML0ALERT#	
0	Default
1	LPC (EC)
1	eSPI (EC)




Table 9-1. Functional Strap Definitions (Sheet 2 of 3)

Signal	Usage	When Sampled	Comment
GSPI1_MOSI/ GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset BCh, bit 6). Bit 6 0 = Boot BIOS Destination 1 = SPI (Default) 2 = LPC Notes: 1. The internal Pull-down is disabled after PLTRST# de-asserts. 2. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GbE LAN. 4. This signal is in the primary well.
SML0ALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal Pull-down. 0 = LPC Is selected for EC. (Default) 1 = eSPI Is selected for EC. Notes: 1. The internal Pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
SPI0_MOSI	Reserved	Rising edge of RSMRST#	This signal has an internal Pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_MISO	Reserved	Rising edge of RSMRST#	This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SML1ALERT# / PCHHOT# / GPP_B23	Reserved	Rising edge of RSMRST#	This signal has an internal Pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling. Note: When used as PCHHOT#, a 150k weak board Pull-up is recommended to ensure it does not override the internal Pull-down strap sampling.
SPI0_IO2	Reserved	Rising edge of RSMRST#	This signal has an internal Pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO3	Reserved	Rising edge of RSMRST#	This signal has an internal Pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

Table 9-1. Functional Strap Definitions (Sheet 3 of 3)

Signal	Usage	When Sampled	Comment
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal Pull-down is disabled after PLTRST# de-asserts. 2. Asserting HDA_SDO high on the rising edge of PCH_PWROK will also halt Intel Management Engine after Chipset bring up and disable runtime Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug. 3. This signal is in the primary well.
DDPB_CTRLDATA/ GPP_E19	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal Pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRLDATA/ GPP_E21	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal Pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : PCH(2)_CLK,SMB,LPC,S


Pegatron Corp. Engineer: .

Size A3 Project Name Loki/Armani

Date: Friday, August 25, 2017 Sheet 11 of 999

Rev A00





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCH(4)_CCI, HWID



Pegatron Corp.

Engineer: .

Size	Project Name	Rev
A3	Loki/Armani	A00
Date: Friday, August 25, 2017		
Sheet 13 of 999		




DGPU_HOLD_RST# R1520 1 /GPU 2 100KOHM GND



ID	Description	Setting	Mapping
MEM_CONFIG[4:3]	On-board memory configuration for chip vendor	11	DIMM Design
		10	Micron
		01	Hynix
		00	Samsung
MEM_CONFIG[2:1]	On-board memory configuration for total memory size per channel	11	N/A
		10	16GB
		01	8GB
		00	4GB
MEM_CONFIG[0]	SDP/DDP Configuration	1	SDP (Single Die per Package)
		0	DDP (Dual Die per Package)

Boot BIOS Strap	
GPP_B22	Boot BIOS Location
1	LPC
0	SPI(PCH)




ID	Description	Setting	Mapping
BOARD_ID[2:1]	Board SKU ID	11	KBL-U
		10	KBL-R
		01	N/A
		00	SKU-11

PFGATRON Title : PCH(6)_CPU,GPIO,MISC

Size	Project Name	Rev
A3	Loki/Armani	A00

Date: Friday, August 25, 2017 Sheet 15 of 999

POWER GOOD DETECTOR



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **PWRGD DETECT**

Pegatron Corp. Engineer: .


Size A3	Project Name Loki/Armani	Rev A00
------------	------------------------------------	------------

Date: Friday, August 25, 2017 Sheet 18 of 999


SPI ROM (Quad I/O Supported)



SM BUS



PCH side pull high +3P3VSB 1K



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SPI ROM & SM BUS

Pegatron Corp. **Engineer:** .

Size	Project Name	Rev
------	--------------	-----

A3	Loki/Armani	A00
----	--------------------	-----

Date: Friday, August 25, 2017 Sheet 19 of 999

DRAM reset



SO-DIMM CHB







Figure 4-45. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview



Notes:

1. To enable easy route, At DDR4 systems, DDR1 VREF DO



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **DDR4_SO-DIMM1**

Engineer: .

Size	Project Name	Rev
------	--------------	-----


A3	Loki/Armani	A00
----	--------------------	-----

Date: Friday, August 25, 2017 Sheet 21 of 999




DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 22 μ F (0402)	





EC Power



Imax: 12.5mA

Pull Up




eSPI Strap

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use eSPI Flash Channel
	1	Use 3.3V Shared SPI

Note:



If the eSPI Flash Channel is used for booting, the GPIO123/SHD_CS# pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel.

If the SHD_SPI port is used for booting, then any unused GPIO may be used for RSMRST#.





```
debug test point
placement together
bottom side
```

HOST_DEBUG_TX	1	T2304	TPC40
ICSP_CLK	1	T2306	TPC40
ICSP_DAT	1	T2305	TPC40
ICSP_CLR	1	T2307	TPC40
+3VALW_EC	1	T2309	TPC40



#	Board_ID(GPIO155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	X00	100.0K	10.0K	3
2	X01	100.0K	17.8K	2.8
3	X02	100.0K	27.0K	2.598
4	X03(average)	100.0K	37.4K	2.403
5	X00	100.0K	49.9K	2.201
6	A01	100.0K	64.9K	2.001
7	A02	100.0K	87.5K	1.808
8	A03	100.0K	102.7K	1.586
9	Reserve	100.0K	154K	1.299
10	Reserve	100.0K	200K	1.1
11	Reserve	100.0K	THD	0.9
12	Reserve	100.0K	THD	0.7
13	Reserve	100.0K	THD	0.5
14	Reserve	100.0K	THD	0.3



```
IF SHAKE_LOAD_40_CONVERT
  BOARD_ID Voltage Divider
  Step      Step      Pull Up      Load Voltage Divider      Load_Amps
  00      0000      200K      18.0K      3.000      0.011
  01      0000      200K      18.0K      3.000      0.011
  02      0000      200K      27.0K      2.500      0.009
  03      0000      200K      33.0K      2.000      0.007
  04      0000      200K      39.0K      1.700      0.005
  05      0000      200K      45.0K      1.500      0.004
  06      0000      200K      51.0K      1.300      0.003
  07      0000      200K      57.0K      1.100      0.002
  08      0000      200K      63.0K      1.000      0.002
  09      0000      200K      100K      1.200      0.003
  10      Undefined
  Load Voltage Divider = 2.3V * (Pull Down)/(Pull Down + Pull Up)
  Amps = Load Amps * (Pull Down)/(Pull Down + Pull Up)
```




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **EC#1**

Pegatron Corp. Engineer:


Size	Project Name	Rev
A2	Loki/Armani	A00

Date: Friday, August 25, 2017 Sheet 23 of 999



eMMC

Vinafix.com



Intel PDG R2.0 : If the interface is used, external pull-up resistors of 20 KΩ are required on the Data lines. A pull-down resistor of 20 KΩ is recommended on the Clock lines.


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **EMMC**


Pegatron Corp. Engineer: .


Size A3 Project Name **Loki/Armani** Rev A00



Date: Friday, August 25, 2017 Sheet 25 of 999




HDMI connector		
pin1	TMDS Data2+	
pin2	TMDS Data2 Shield(GND)	
pin3	TMDS Data2 -	
pin4	TMDS Data1+	
pin5	TMDS Data1 Shield(GND)	
pin6	TMDS Data1 -	
pin7	TMDS Data0+	
pin8	TMDS Data0 Shield(GND)	
pin9	TMDS Data0 -	
pin10	TMDS Clock+	
pin11	TMDS Clock Shield(GND)	
pin12	TMDS Clock -	
pin13	CEC	
pin14	Reserved {N.C. on device }	
pin15	SCL	
pin16	SDA	
pin17	DDC/CEC Ground	
pin18	+5V Power	
pin19	Hot Plug Detect	









Panel power



Backlight power



Camera power



Symbol	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	2.4	[Watt]	Note 1
IDD	IDD Current	-	-	800	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	5.6	[Watt]	(Ta=25°C), Note 1 Vin=12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 Ib=23 mA


Note 1: Calculator value for reference $P_{LED} = V_F$ (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.


5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	10	12.0	21.0	[Volt]	

M.2 KEY-M 2280 SSD #1 (SATA+PCIE X4)



Hall sensor




Free fall sensor


Slave address select

SA0	address
1	0101001b
0	0101000b

Default setting



Thermal sensor





Thermistor Table

60	22.621
65	18.692
70	15.525
75	12.947
80	10.849
85	9.129
90	7.713
95	6.546
100	5.572
105	4.764
110	4.087
115	3.518
120	3.040
125	2.634

CMP_VIN0 < 1.1V Trigger CMP_VOUT0
Trigger temprature is about 95~100°C

Under CPU










Figure 6. Reset Timing Diagram

White LED to show full charge.
Hot key can change this LED to HDD
active but need the additional GPIO
from EC(MASK_SATA_LED#)
Set EC GPIO to open drain.


Charging LED indicate.
Set EC GPIO to open drain.

23 MASK_SATA_LED# >>>
14.31 SATA_LED# >>>
From SATA/H.2




A


PTH Hole




NPTH Hole




	Ø	TOP PAD	BTM PAD	PTH/NPTH	REMARK
1	Ø=4.0	Ø=6.0	Ø=4.4	PTH	THERMAL BRKT
2	Ø=2.5	L=5.3	L=5.3	PTH	SCREW HOLE
3	Ø=4.3	Ø=8.0	Ø=8.0	PTH	SCREW HOLE
4	Ø=4.3	L=7.5	Ø=8.0	PTH	SCREW HOLE
5	Ø=2.2	L=5.9	L=5.9	PTH	SCREW HOLE
6	Ø=5.2	L=6.4	Ø=8	PTH	SCREW HOLE
7	Ø=2.5	N/A	N/A	NPTH	PCB FIXTURE
8	L=3.0 X Ø=2.5	N/A	N/A	NPTH	PCB FIXTURE



eSPI DEBUG PORT



For BIOS Flash ROM



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **DEBUG**

Pegatron Corp.

Engineer: .

Size
A3

Project Name

Loki/Armani





Rev

A00

Date: Friday, August 25, 2017


Sheet 53 of 999

Vinafix.com




#	Platform	Voltage on CCG4_ID_1	Voltage on CCG4_ID_2
1	Single Port - Intel - DDM support - Armani 13" & 14"	L0	L7
2	Single Port - Intel - DDM support - Kyloren	L0	L6
3	Single Port - Intel - DDM support - Miyake	L0	L5
4	Single Port - Intel - DDM support - Loki 13"	L0	L4
5	Single Port - Intel - DDM support - Loki 15" & 17" (Motherboard is same)	L0	L3
6	Single Port - Intel - DDM support - StarLord KBL - R	L0	L2
7	Single Port - AMD - DDM not supported - Loki 15" & 17" (Motherboard is same)	L4	L0

Voltage level	Voltage value
L0	0V
L1	3.3V/8
L2	2 * 3.3V/8
L3	3 * 3.3V/8
L4	4 * 3.3V/8
L5	5 * 3.3V/8
L6	6 * 3.3V/8
L7	7 * 3.3V/8



TYPE C VBUS Provider



Vinafix.com

For DELL Review

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : dGPU_IFPA/B LVDS

Pegatron Corp. Engineer: .

Size A4	Project Name Loki/Armani	Rev A00
------------	------------------------------------	------------

Date: Friday, August 25, 2017 Sheet 61 of 999

Straps Mapping

Table 3–22 Multi-level Pin Straps

MLPS Bit	Strap Name	Description	Recommended Settings
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. See Primary Memory Aperture Size (p. 26) .	Design dependent, see the description.
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	N/A	Reserved.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	PCIe GEN3 capability. 1 = PCIe GEN3 is supported. 0 = PCIe GEN3 is not supported.	Design dependent, see the description.
PS_1[2]	STRAP_BIF_CLK_PM_EN	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQB). 0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-/half-swing mode 0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	PCI EXPRESS® transmitter, de-emphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_2[4]	N/A	Reserved.	1
PS_2[5]	N/A	Reserved.	1
PS_3[1] PS_3[2] PS_3[3]	BOARD_CONFIG[0] BOARD_CONFIG[1] BOARD_CONFIG[2]	Board configuration related strapping, such as for memory ID	Design dependent, see the description.
PS_3[4]	N/A	Reserved.	1
PS_3[5]	N/A	Reserved.	1




Table 3–23 Primary Memory Aperture Sizes Requested at PCI Configuration

Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
Reserved	011
512 MB	Not Supported
1 GB	Not Supported
2 GB	Not Supported
4 GB	Not Supported

Table 3–21 Resistor Divider Lookup Table for Bits [3:1]

R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

Table 3–20 Capacitor Lookup Table for Bits [5:4]

Capacitor Value (nF)	Bits [5:4]
680	00
82	01
10	10
NC	11


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **dGPU STRAPS**

Pegatron Corp. Engineer: .

Size A3 Project Name **Loki/Armani** Rev A00

Date: Friday, August 25, 2017 Sheet 62 of 999



Vinafix.com

For DELL Review

Vinafix.com

For DELL Review

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : dGPU_FBVDDQ


Pegatron Corp. Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
------------	------------------------------------	------------

Date: Friday, August 25, 2017 Sheet 65 of 999


Memory FBVDD/Q Decoupling

M1 & M3 Combined Close to DRAM




Capacitor Type		Footprint		Population ¹		Location ²
				FBVDDQ	FBVDD	
FBVDD/Q Combined						
0.1 μF	X7R	0402	10	10		Under DRAM
1.0 μF	X7R	0603	4	4		Under DRAM
10 μF	X5R	0805	2	2		Close to DRAM
FBVDD/Q Separate						
0.1 μF	X7R	0402	6	6	0	Under DRAM
1.0 μF	X7R	0603	8	4	4	Under DRAM
10 μF	X5R	0805	2	1	1	Close to DRAM
Note:						
1. Per sub-partition, for example, per two pieces of ×16 DRAM or one piece of ×32 DRAM.						
2. Location is close to DRAM for all decoupling with ×16 DRAM.						

M2 & M4 Combined Close to DRAM







BYTE 1



Page 10 of 10







PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : dGPU_DP & DVI & HDMI

Pegatron Corp. Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
------------	-----------------------------	------------

Date: Friday, August 25, 2017 Sheet 71 of 999

GPU POWER DISCHARGE



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : GPU POWER DISCHARGE

Pegatron Corp. Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
------------	-----------------------------	------------




Date: Friday, August 25, 2017 Sheet 72 of 999

Size:3*3;Spec.:8.6A




PEGATRON DT-MB RESTRICTED SECRET


PEGATRON		Title : CPU CONTROLLER	
Pegatron Corp.		Engineer : .	
Size	Project Name	Loki/Armani	Rev
A2			A00
Date: Friday, August 25, 2017		Sheet 78 of 999	




VCORE
22UF / 0603 * 30pcs for U22
22UF / 0603 * 35pcs for U42




VCCSA
22UF / 0603 * 6pcs



VCCGT
22UF / 0603 * 40pcs



VCORE for KBL-R
330UF / 2V / 9m ohm * 1



PEGATRON DT-MB RESTRICTED SECRET

Vinafix.com

For DELL Review

PEGATRON DT-MB RESTRICTED SECRET			
PEGATRON		Title : +VCCIO	
Pegatron Corp.		Engineer: .	
Size	Project Name		Rev
A2	Loki/Armani		A00
Date: Friday, August 25, 2017		Sheet	82 of 998

Vinafix.com

For DELL Review

Vinafix.com

For DELL Review


Vinafix.com

For DELL Review


Fsw=295kHz
IL-p-p=3.79A
Vout ripple=17.1mV
OCP=15A
H/S=0.588W(SiZ340DT)
L/S=0.209W(SiZ340DT)



Owner	OCP point	Low limit	High limit
Chenghan	11.9A@105deg	NA	22A @1uH-30%
Renton		NA	





PEGATRON		Title : 1VSB	
Pegatron Corp.		Engineer: .	
Size Custom	Project Name Loki/Armani	Rev A00	
Date: Friday, August 25, 2017		Sheet 87 of 999	



+1P8V
Imax=0.53A
Rds(on) = 23m Ohm

Vinafix.com

+VCCSTG
Imax=0.04A TDC=0.028A
+VCCST
Imax=0.24A TDC=0.168A
+VCCIO Imax=3.44A/ TDC=2.41A




+VCCPRIM_CORE
Imax = 6.21A


Vinafix.com

For DELL Review

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : LD01	
Pegatron Corp.		Engineer: .	
Size A3	Project Name Loki/Armani		Rev A00
Date: Friday, August 25, 2017		Sheet 93 of 999	

[illegible]



(0.65A)



Vtyp.=1.8V; Vmax.=1.861V; Vmin.=1.741V

```
+1.8VO_VGA
MAX current    :0.331A
PWR Cap.       :44uF
Total Cap.     :44uF
```

Vtyp.=0.95V; Vmax.=0.9785V; Vmin.=0.9215V

```
+0.95VGA
MAX current   :1.95A
PWR Cap.      :44uF
Total Cap.    :44uF
```

PFGATRON Title : +NVDD PHASE

Size A3	Project Name Loki/Armani	Rev A00
------------	------------------------------------	------------

Date: Friday, August 25, 2017 Sheet 95 of 999

Vinafix.com


For DELL Review

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **+1P05VSB**

Pegatron Corp. Engineer: .

Size A3	Project Name Loki/Armani	Rev A00
Date: Friday, August 25, 2017	Sheet 97 of 999	



	LP#	C1	C0	VOUT(V)
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : FBVDDQ	
Pegatron Corp.		Engineer: .	
Size Custom	Project Name Loki/Armani		Rev A00
Date: Friday, August 25, 2017		Sheet 98 of 999	